


DESCRIPTION

Silicon N-channel enhancement mode vertical D-MOS transistor is designed for VHF/UHF applications.

FEATURES

- Output Power: 25W
- Power Gain: 13 dB Min@500M, 28V
- Efficiency: 40% Min

DIMENSIONS



DIM	mm	Tol.	Inches	Tol.	DIM	mm	Tol.	Inches	Tol.
A	16.38	0.26	0.645	0.010	H	1.52	0.13	0.060	0.005
B	1.52	0.13	0.060	0.005	I	6.35	0.13	0.250	0.005
C	45°	5°	45°	5°	J	0.13	0.02	0.005	0.001
D	6.35	0.13	0.250	0.005	K	2.16	0.13	0.085	0.005
E	3.30	0.13	0.130	0.005	M	1.52	0.13	0.060	0.005
F	14.22	0.13	0.560	0.005	N	5.08	MAX	0.200	MAX
G	1.27 x 45°	0.13	0.05 x 45°	0.005	O	18.90	0.13	0.744	0.005

MAXIMUM RATINGS

CHARACTERISTICS	SYMBOL	RATINGS	UNITS
Drain-Source Voltage	V_{DS}	65	V
Gate-Source Voltage	V_{GS}	±20	V
Drain Current — Continuous	I_D	5	A
Total Device Dissipation	P_D	125	W
Junction Temperature	T_J	200	°C
Storage Temperature Range	T_{STG}	-65 to +150	°C

ELECTRICAL CHARACTERISTICS

CHARACTERISTICS	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNITS
Drain-Source Breakdown Voltage	$V_{(BR)DS}$	$I_D=10mA, V_{GS}=0$	65	-	-	V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{GS}=0V, V_{DS}=28V$	-	-	1	mAdc
Gate-Source Leakage Current	I_{GSS}	$V_{GS}=20V, V_{DS}=0V$	-	-	1	uAdc
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS} = 10 V, I_D = 10mA$	1.0	3.0	7.0	V
Forward Transconductance	g_{fs}	$V_{DS} = 10 V, I_D = 1 A$	0.9	-	-	S
Input Capacitance	C_{iss}	$V_{DS} = 28 V, V_{GS} = 0 V, f = 1.0 MHz$	-	-	65	pF
Output Capacitance	C_{oss}		-	-	34	pF
Reverse Transfer Capacitance	C_{rss}		-	-	3	pF
Common Source Power Gain	G_{PS}	$V_{DD}=28V, P_{OUT}=25W, f=500MHz$	13.0	-	-	dB
Drain Efficiency	η_D		40	-	-	%
Load Mismatch Tolerance	V_{SWR}		20:1	-	-	-

Note : Above parameters , ratings , limits and conditions are subject to change.