


DESCRIPTION


Silicon N-channel enhancement mode vertical D-MOS transistor is designed for wideband large-signal output and driver stages up to 400 MHz range.



1. Drain
2. Source
3. Gate
4. Source
5. FIN

FEATURES

- Output Power: 15 W
- Power Gain: 16 dB Typ@150M, 28V
- Efficiency: 60% Typ@150M, 28V



DIMENSIONS

NOTE: ALL ELECTRODES ARE ISOLATED FROM FLANGE.

UNIT	A	b	c	D	D ₁	F	H	L	p	q	q	U ₁	U ₂	U ₃	w ₁	w ₂	α
mm	7.47 6.37	5.82 5.56	0.18 0.10	9.73 9.47	9.63 9.42	2.72 2.31	20.71 19.93	5.61 5.16	3.33 3.04	4.63 4.11	18.42	25.15 24.38	6.61 6.09	9.78 9.39	0.51	1.02	45°
inches	0.294 0.251	0.229 0.219	0.007 0.004	0.383 0.373	0.397 0.371	0.107 0.091	0.815 0.785	0.221 0.203	0.131 0.120	0.182 0.162	0.725	0.99 0.96	0.26 0.24	0.385 0.370	0.02	0.04	

MAXIMUM RATINGS

CHARACTERISTICS	SYMBOL	RATINGS	UNITS
Drain-Source Voltage	V _{DS}	65	V
Drain-Gate Voltage	V _{DGR}	65	V
Gate-Source Voltage	V _{GS}	±40	V
Drain Current — Continuous	I _D	2.5	A
Total Device Dissipation	P _D	55	W
Junction Temperature	T _J	200	°C
Storage Temperature Range	T _{STG}	-65 to +150	°C

ELECTRICAL CHARACTERISTICS

CHARACTERISTICS	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNITS
Drain-Source Breakdown Voltage	V _{(BR)DSS}	I _D =5mA, V _{GS} =0	65	-	-	V
Zero Gate Voltage Drain Current	I _{DSS}	V _{GS} =0V, V _{DS} =28V	-	-	2.0	mAdc
Gate-Source Leakage Current	I _{GSS}	V _{GS} =40V, V _{DS} =0V	-	-	1.0	uAdc
Gate Threshold Voltage	V _{GS(th)}	V _{DS} = 10 V, I _D = 25mA	1.0	3.0	6.0	V
Forward Transconductance	g _{fs}	V _{DS} = 10 V, I _D = 250mA	250	400	-	mmhos
Input Capacitance	C _{iss}	V _{DS} = 28 V, V _{GS} = 0 V, f = 1.0 MHz	-	27	-	pF
Output Capacitance	C _{oss}		-	21	-	pF
Reverse Transfer Capacitance	C _{rss}		-	3	-	pF
Common Source Power Gain	G _{PS}	V _{DD} =28V, P _{OUT} =15W, f=150MHz, I _{DQ} = 25 mA	13.0	16.0	-	dB
Drain Efficiency	η _D		50.0	60.0	-	%

Note : Above parameters , ratings , limits and conditions are subject to change.